

10-23-00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT APPLICATION TRANSMITTAL UNDER 37 CFR 1.53(b)

=					
Address to:	Attorney Docket No.	BLD9-2000-0060-US2			
Assistant Commissioner for Patents	Inventor(s)	TRELEWICZ et al.			
Box Patent Application	Express Mail Label No.	EL640503577US			
Washington, DC 20231	Total Pages	45			

Title of Application:

COMPILER FOR ENABLING MULTIPLE SIGNED INDEPENDENT DATA ELEMENTS PER REGISTER

Transmitted with the patent application are the following:

1	*Page(s)	Transmittal	form	(plus	one	copy)
<u> </u>	3-(-,			(Prac		oop,

- 29 Page(s) Specification, claims, abstract
- 9 Page(s) Drawings
- 2 Page(s) Declaration and Power of Attorney
- 1 Page(s) Recordation Form Cover Sheet
- 1 Page(s) Assignment of the Invention to International Business Machines Corporation
- 1 Page(s) Information Disclosure Statement (IDS)
- 1 Page(s) Form PTO 1449 (modified)
- 11 References and Patents

This application is a: ___ Continuation ___ Divisional ___ Continuation-in-Part of prior application Serial No. 09/675,779, filed September 29, 2000.

Fee Calculation

Frage Committee	Claims Filed		Extra	Rate	Fees
Basic Fee					\$710.00
Total Claims	29	- 20 =	9	× \$18.00	162.00
Independent Claims	3	- 3 =	3	× \$80.00	.00
Multiple Dependent Claim				+ \$270.00	
	I		······································	Assignment	\$ 40.00
				TOTAL	\$912.00

The Commissioner is hereby authorized to charge \$912.00 to Deposit Account 09-0466 for fees, as required under 37 CFR 1.16 or 1.17.

EXPRESS MAIL CERTIFICATE

I hereby certify that the above paper/fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated below and is addressed to the Assistant Commissioner for Patents, Washington, DC 20231

Date of Deposit:
Person mailing paper/fee:

10-20-00

Jeanne Gahagan

Signature

l .

Respectfully submitted,

John L. Rogitz (#33,549) Attorney for Applicant(s) Telephone (619) 338-8075 Rogitz & Associates

750 B Street, Suite 3120 San Diego, California 92101

COMPILER FOR ENABLING MULTIPLE SIGNED INDEPENDENT DATA ELEMENTS PER REGISTER

BACKGROUND OF THE INVENTION

RELATED APPLICATIONS

5

This application is a continuation in part of co-pending U.S. patent application serial no. 09/675,779, filed September 29, 2000, for an invention entitled "SYSTEM AND METHOD FOR ENABLING MULTIPLE SIGNED INDEPENDENT DATA ELEMENTS PER REGISTER" ("the parent application").

1. Field of the Invention

The present invention relates to compilers for generating lower-level code from higher-level code to process data in parallel in computer registers.

2. Description of the Related Art

As set forth in the parent application, computer processors function by processing data elements through various registers in accordance with instructions provided by a computer program. The registers have a capacity that is a power of two. For instance, a register might have a capacity of 8 bits, and it would be able to process, in a single processing cycle, a data element having up to eight bits in the element. As an example, an 8-bit register can process a 4-bit data element in a single cycle. Of course, registers typically have sizes larger than 8 bits, i.e., registers can have 16 bit capacities, or 32 bits, or 64 bits, and so on. Non-limiting illustrative examples of the types of

5

operations undertaken by registers include multiplication by a constant, addition, subtraction, shift-left-logical, shift-right-logical, AND, and OR operations.

After the data elements have been processed, they can be sent to another register for further processing, or they can be stored or output. To illustrate, in the printer field a server microprocessor processes an input data stream through its various registers in accordance with a computer program, and it might output a data stream of compressed image data in so-called JPEG format to a printer processor, which then operates on the data as appropriate to instruct a printer apparatus how to print the image.

The processor itself executes instructions in the form of machine language, which are the low-level instructions relating to what data elements are processed through which registers. Most software, however, is written in higher-level programming code such as C, which has the advantages of being human readable and of embodying relatively complex processing operations using comparatively short, quickly-written commands. A compiler receives the high-level programming code, decides the best way among many choices to map it into lower-level language, passes the mapping to an assembler or subsequent compiler which then maps the lower-level language into machine language that is readable by a processor. The higher-level language may be, e.g., C or C++ programming languages with extensions or macros, and the lower-level language may be C with some of the extensions or macros interpreted and removed. Or, the lower-level language may be machine language or assembly language.

From time to time, a programmer may elect to write parts of the program that are executed more frequently than other parts directly in a lower-level language. While more cumbersome to

5

write, these so-called "hand-crafted" portions of code do not have to be translated by a higher level language compiler and, thus, may facilitate faster processing at run time.

Regardless of whether the processor receives the machine code from a compiler or directly from a hand-crafted program, however, the parent application makes the critical observation that it is often the case that register space is wasted. More particularly, as intimated above, a register might not be used to its full capacity in every processing cycle. For instance, when a 16-bit capacity register is used to process 4-bit data elements, 12 bits of the register per cycle are wasted. This slows processing time, creates additional data caching requirements (and attendant cache miss problems), and in general fails to fully exploit processor capacity. Accordingly, the parent application recognizes the potential improvement in processor performance that would inure were multiple data elements to be processed in a register in a single cycle.

The present invention further understands that a compiler can be used to implement the above recognition. This disclosure focusses on such a compiler.

SUMMARY OF THE INVENTION

A general purpose computer is programmed according to the inventive steps herein. The invention can also be embodied as an article of manufacture - a machine component - that is used by a digital processing apparatus such as a computer and which tangibly embodies a program of instructions that are executable by the digital processing apparatus to execute the present logic. This invention is realized in a critical machine component that causes a digital processing apparatus to perform the inventive method steps herein.

5

Accordingly, a general purpose computer includes a compiler receiving higher-level code and outputting lower-level code to enable a processor to simultaneously process multiple multi-bit data elements in a single register. The logic of the lower-level code that is output by the compiler includes establishing at least first and second signed, multi-bit data elements in at least a first register, and simultaneously processing the elements. The precision for these packed elements determines their packing configuration. In this disclosure, "input precision" is used to reference the initial precision of individual data elements prior to simultaneous operation, while "output precision" is used to reference the final maximum precision of individual data elements prior to simultaneous operations have been completed.

In a preferred embodiment, prior to generating the instructions for packing the data and instructions for simultaneous operations, the compiler may access a flag or a configuration state to decide whether the output precision will be calculated from the input precision by the programmer or by the compiler. When determined by the programmer, the output precision can be specified to the compiler by compiler directives, or by variable definition, or by a configuration file. In contrast, when the output precision is to be determined from the input precision by the compiler, the compiler counts the number and types of operations to be performed on the data, extending the input precision by one bit for each addition or subtraction and by sufficient bits to accommodate multiplication operations, and by one bit when necessary to ensure that the maximum magnitude negative number that can be represented by a data element is one larger than the maximum negative number that can be represented in the output precision.

The compiler may also generate code to undertake operations to make the elements independent of each other after processing, if required by the needs of the program to be executed.

5

To do this, the compiler can access compiler directives or specific higher level language (HLL) syntax to decide whether to make the elements independent of each other, i.e., when to unpack the elements.

In another aspect, a computer program device includes a computer program storage device that can be read by a digital processing apparatus. A compiler program is on the program storage device. The compiler program includes instructions that generate lower-level code that is executable by the digital processing apparatus for processing multi-bit, signed data elements. The compiler program includes computer readable code means for outputting a lower-level code that packs at least first and second data elements into a single register. Also, the compiler program includes computer readable code means for outputting lower-level code to process the elements simultaneously.

In still another aspect, a method includes defining at least one compiler directive for a compiler. The compiler directive defines at least an initial precision for a data element, or multiple data sources of respective data elements to be packed into a common register and operated on by an algorithm simultaneously with each other, or instructions not to compile a predetermined portion of code received by the compiler.

The details of the present invention, both as to its structure and operation, can best be understood in reference to the accompanying drawings, in which like reference numerals refer to like parts, and in which:

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a schematic diagram showing the system of the present invention; Figure 2 is a schematic diagram showing an alternate system;

5

Figure 2A is a schematic diagram showing yet another alternate system:

Figure 3 is a schematic representation of multiple independent bits in a data register;

Figure 4 is a flow chart showing the overall logic of the present invention;

Figure 5 is a flow chart showing the programmer/compiler logic for verifying the present rules can be met for a process;

Figure 5A is a flow chart showing the program initialization logic;

Figure 6 is a flow chart showing the register set up logic;

Figure 7 is a flow chart showing the overall execution logic;

Figures 8 and 9 are flow charts showing alternative logic flows for implementing independent elements in a single register;

Figure 10 is a flow chart showing the logic for determining whether an element is contained around zero;

Figure 11 is a flow chart showing the logic for shift right arithmetic; and

Figure 12 is a flow chart showing the logic for arithmetic compares.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring initially to Figures 1 and 2, a system is shown, generally designated 10, for enabling the simultaneous processing of multiple signed independent multi-bit data elements per single register of a processor. Figures 1 and 2 show various non-limiting ways in which the processing efficiency afforded by the present invention can be exploited. For example, in Figure 1 a server microprocessor 12 having access to a software-implemented compiler 11 receives a single-source input data stream in, e.g., "TIFF" format that represents an image, and the processor processes the data stream "m"

5

times faster than it would without the benefit of the present invention to output, e.g., compressed image data in JPEG format, wherein "m" is further defined below in terms of data elements per register per cycle. The JPEG data is sent to a printer microprocessor 14, which instructs a printer apparatus 16 to print the image. It is to be understood that the present invention applies generally to all types of data, not just to image data, and that it applies to single-processor systems or to multiple processor systems. For instance, the present invention applies to data communication and processing, voice compression, error-correction coding, multiple channel resolution, etc. Because parallel processing may be performed hereunder using fewer processors, cost/power/size/weight may be reduced.

Figures 1 and 2 show the server microprocessor as having access to the compiler 11. It is to be understood that the present compiler can exist elsewhere and only in the final machine code need be loaded into the microprocessor for execution. Figure 2 shows that the advantages of the system 10 further can be exploited to cause the server microprocessor to simultaneously process two independent data streams from first and second data sets to output respective first and second output streams to a single printer microprocessor 18 or to respective first and second printer microprocessors 18, 20. In turn, each printer microprocessor 18, 20 can control its own printer apparatus (only apparatus 22 shown in Figure 2), or a single printer microprocessor can control two printer apparatus. In any case, different images (which are examples of different data streams) or different sections of the same image (data stream) can be processed simultaneously by the system 10, such that the core of the processing code remains unchanged.

Figure 2A shows that packed image data out 1 & 2 can be sent from a server microprocessor 12A to a printer microprocessor 14A which is programmed to unpack the data for saving bandwidth

5

on the network link between the microprocessors 12A, 14A. In this case, for instance, data out 1 & 2 can be two color components going to respective color engines in respective printer apparatus 16A.

In one intended embodiment, the processor 12 may be a personal computer made by International Business Machines Corporation (IBM) of Armonk, N.Y., or the processor 12 may be any computer, including computers sold under trademarks such as AS400, with accompanying IBM Network Stations. Or, the processor 12 may be a Unix server, or OS/2 server, or Windows NT server, or IBM workstation or an IBM laptop computer. Still further, the present processor which embodies the present registers can be a digital signal processor (DSP), specialized hardware, chips that are built around standard libraries for processing subsystems and arithmetic logic units (ALU). The term "computer register" as used herein refers to registers in all of these data processing units.

With the above overview of the present architecture in mind, it is to be understood that the present logic is executed on the architecture shown in Figure 1 in accordance with the flow charts discussed below. The flow charts herein illustrate the structure of logic of the present invention as embodied in computer program software and/or programming steps. Those skilled in the art will appreciate that the flow charts illustrate the structures of logic elements, such as computer program code elements or electronic logic circuits, that function according to this invention. Manifestly, the invention is practiced in its essential embodiment by a machine component that renders the logic elements in a form that instructs a digital processing apparatus (that is, a computer) to perform a sequence of function steps corresponding to those shown.

In other words, portions of the logic may be embodied by a compiler program 11 that is executed by the processor 12 as a series of computer-executable instructions. These instructions may

5

reside, for example, in RAM of the processor 12 or on a hard drive or optical drive of the processor 12, or the instructions may be stored on a DASD array, magnetic tape, electronic read-only memory, or other appropriate data storage device.

Now referring to Figure 3, a register 24 of the processor 12 is schematically shown. In the example, the register 24 is a 16 bit register, and it contains first and second data elements 26, 28. The terms "left" and "right" as used for illustration herein in reference to a register are used in consonance with the order and notation of Figure 3. Alternate register ordering of the least significant and most significant bits require another convention.

For the illustrative embodiment shown in Figure 3, the first (right-most) data element 26 contains two guard bits and eight data bits, and thus has an overall "precision" of ten (10), while the second (left) data element 28 has two guard bits and four data bits, and thus has a precision of six (6). In accordance with the present invention, which is directed to twos-complement calculation, the left-most guard bit is a "sign bit" in that it uniquely describes the sign of the element.

It is to be understood that in accordance with present principles, a register 24 can be of any size that is sufficiently large to hold "m" data elements, with the data elements being of the same size or of different sizes. Accordingly, the register of the present invention can be a 32 bit register that holds two 16 bit data elements, or it can hold more than two N-bit elements, or it can be a 64 bit register that holds four 16 bit elements, and so on. In any case, each data element 26, 28 is a multibit element that can be either positive or negative and, hence, is a "signed" element, with the sizes of the elements 26, 28 not being constrained to a single predetermined size during manufacture of the processor 12 but rather being definable by a programmer depending on the particular application.

5

It is to be further understood that the register 24 stores elements and, when appropriate, sends data elements to computational subsystems including but not limited to adders, or multipliers, or shifters.

Figure 4 shows that four stages of development are contemplated herein. In accordance with the present invention, the compiler 11 can undertake the logic, or as disclosed in the parent application portions of the logic can be undertaken by a human programmer. The first step, at block 30, is algorithm design, wherein it is determined whether the particular process under consideration can conform to the present invention. When undertaken by the compiler 11, the step at block 30, discussed in greater detail below, corresponds to the compiler 11 reading higher level code such as C and deciding how to translate it into lower-level code.

The second stage, represented at block 32, is program initialization wherein specifics of implementing the invention in the present registers are determined by the compiler 11, which generates the appropriate initialization code. Then, register set up is undertaken at block 33, where the compiler generates code for packing input data into the target processor registers. The fourth stage is execution, represented at block 34, wherein the generated code is executed on the target processor by a human operator, or an automatic script program, or other means of causing the generated code to run. All of these stages are discussed further below, with blocks 32, 33, and 34 representing how the compiler 11 actually reduces the higher level language to assembly language in accordance with the present invention. As noted above, the compiler alternately can generate conventional higher level language instructions that can then be compiled by a conventional compiler.

With particular regard to the first stage (algorithm design), reference is now made to Figure 5, the first part of which (up to block 39) represents logic undertaken by the human programmer. Commencing at block 35, the program to be compiled is written in higher-level language. At block

35.1, portions of the program that can be "parallelized" in accordance with disclosure below are identified. Moving to block 35.2, compiler directives are inserted into the program, identifying the "parallelizable" portions.

As an example, Figures 7-9 below discuss various execution logic that provides for simultaneous operations on two or more independent data streams, e.g., executing the same algorithm on two or more different images to be printed in parallel. When such is the case, the compiler 11 must know at the algorithm call point and algorithm definition that this might occur, and compiler directives are used to convey this to the compiler 11. Below is an example of such a directive:

```
/*At the point of calling the algorithm*/
10
       #begin parallel algorithm calls
AND AND AND AND A
       signal processing algorithm (data pointer 1);
       signal processing algorithm (data pointer 2);
       signal processing algorithm (data pointer 3);
       signal processing algorithm (data pointer 4);
       #end parallel algorithm calls
13
       /*At the algorithm definition*/
l L
       #parallel algorithm
void signal processing algorithm (int *data pointer)
Ϋ́Ц
120
        /*...*/
IJ
Ü
```

An in-line parallelizable computation could be specified in the same manner, e.g., by specification inside compiler directives. Yet another compiler directive can be defined to prevent the compiler 11 from performing the parallelization optimization logic on code that the programmer does not wish to have optimized, e.g., if the code has already been hand-crafted (in machine language) by the programmer. An example of such a directive as it might be applied to a loop is:

```
#begin optimization_keepout
while (condition) {
  /*...*/
```

5

#end optimization_keepout

Next, at block 36, the number of bits required for the required precision as dictated by each original data element is determined, i.e., the input precision is determined for each element to be operated on. At decision diamond 37 it is determined whether the compiler will determine the output precision, and if so the programmer specifies the input precision at block 38.4 using compiler directives, or by defining an appropriate variable type, or by using a configuration file. Below is shown an exemplary compiler directive. All of the examples shown herein use the syntax for the "C" programming language, although extensions to other programming languages will be clear to those skilled in the art. Other programming languages to which extensions can be made include but are not limited to FORTRAN, Pascal, Ada, and Java. For example, if the compiler-supported directive were of the exemplary syntax shown as follows, the programmer could write a compiler directive as follows to define an original precision:

#fixed_precision 9 int variable name

to define a 9-bit fixed-point variable. Or, if the compiler supports variable declaration syntax such as that shown in the following example, the above step equivalently could be undertaken by defining a new integer type as fixed (9) variable_name. As mentioned above, a third way to define the original precision would be to include a configuration file at compile time that specifies variable scope, name, and precision for selected values.

If, on the other hand, the compiler 11 is not to determine the output precision, the programmer must do so, and accordingly in this event the logic moves from decision diamond 37

20

5

10

design of the street of the st

nde des des

ij

to block 38. At block 38, for each data element to be operated on, the additional number of bits of precision that might be required for each operation that the elements will undergo is determined. For instance, adding two elements together might result in an output element that is one bit larger than the input elements.

5

From block 38, the logic moves to decision diamond 38.1, wherein it is determined whether the precision allocated in block 38 satisfies a maximum negative number rule. By "maximum negative number" is meant the negative number having the largest absolute value. Specifically, at decision diamond 38.1 it is determined whether the maximum negative number that can be represented by the data element is one larger than the maximum negative number that can be represented in the respective precision, e.g., -2^{N-1} in a twos-complement representation with N bits. If not, an additional bit of precision is allocated for the element at block 38.2. The resulting output precision is specified at block 38.3 in the form of compiler directives, variable types, or configuration files.

It is appropriate to note here that when the output precision is determined by the compiler, the system is more robust to programmer error than when the programmer determines the output precision. When the output precision is to be determined by the programmer, however, the compiler 11 has two choices. First, the compiler can generate instructions to perform run-time checking of precision to ensure that underflow (possibly including occurrence of the maximum-magnitude negative number) and overflow do not occur, providing for wrap or saturation if they do occur. Alternatively, the compiler 11 can assume that the programmer has correctly provided sufficient precision, which has the advantage of consuming fewer execution cycles than the run-time checking, but has the disadvantage of potentially allowing overflow and underflow, which could corrupt the

contents of the entire register. Accordingly, as envisioned herein a programmer can use the slower but more robust method of having the compiler generate instructions to perform run-time checking to verify implementation, and then during subsequent compiles after execution verification disable run-time checking to speed up execution.

5

In any case, either the output precision from block 38.3 or input precision from block 38.4 is sent to the compiler 11, with the remainder of Figure 5 representing compiler 11 logic. At block 39, the compiler 11 reads the files mentioned above. Any parallelization directives are identified at block 39.1 by analyzing the higher level code or by reading compiler directives. Proceeding to decision diamond 40, the compiler 11 determines whether it is to determine the output precision (e.g., by counting operations). The compiler makes this determination by accessing a compiler directive, a flag, or a configuration file. If the test is positive, the input precisions of the elements to be operated on in parallel are read at block 41.1, with the compiler 11 then essentially repeating, at state 41.2, the logic discussed above in relation to states 38.1, 38.2, and 38.3 to generate the output precision. In contrast, when the compiler 11 is not to determine the output precisions of the elements, this means that the output precisions from block 38.3 are read at block 41.3.

Proceeding to block 42, variables to be processed in parallel are grouped. Next, at block 43, the compiler 11 allocates sufficient space in the registers for optimal packing of elements, i.e., it is determined how to most efficiently fill the available registers on the target processor with the available data elements that are to be simultaneously held in a register with other elements, such that a minimum amount of unused register capacity is achieved. For example, for a tight packing of an 8 bit original data element that is to undergo a maximum of six addition operations, the precision allocated to that element would be (8+6) = 14. At block 44.1, the instructions generated that

5

implement the below-described "parallelization" methods are accessed, and the non-parallelizable portions of the program are compiled/translated at block 44.2. The resulting lower-level code is output at block 44.3 for running as described below on a processor to process elements in parallel.

Figure 5A shows the program initialization logic performed by the compiler and implemented in lower-level code that is output by the compiler 11. At decision diamond 45.1 the compiler determines whether any equality comparisons will be undertaken. If so, the compiler generates code to pack equality comparison terms on element alignments at block 45.2, i.e., the terms to be compared with each other are packed into respective registers or constants or variables in identical register positions. The flow of Figure 5A also illustrates that at decision diamond 45.3, the compiler determines whether any range comparisons will be undertaken, and if so either the compiler determines the lower boundary for each such comparison or the compiler generates code for determining the lower boundary for each such comparison, which is determined at block 45.4. Then, at block 45.5 the compiler generates code for packing lower boundary terms on element alignments. From block 45.5, the logic moves to block 45.6, wherein the compiler generates code to pack the ranges of comparison.

From block 45.6 or from decision diamond 45.3 when the test there is negative, the logic flows to decision diamond 45.65, wherein it is determined whether sign positions of elements will need to be known. If so, the compiler generates a mask at block 45.7 for masking sign bit positions as discussed further below. From block 45.7 or from decision diamond 45.65 when the test there is negative, the logic flows to decision diamond 45.8, wherein it is determined whether any shift right logical operations will be performed. If so, the compiler generates a mask at block 45.9 for clearing shifted bit positions as discussed further below.

5

Figure 6 shows the register set up logic undertaken by the output code of the compiler 11. More particularly, it is to be understood that the logic of the remaining figures is undertaken by the code that is generated by the compiler 11. Commencing at block 46, for a register having "m" values, the mth value is shifted left (again in terms of the directions illustrated in Figure 3) by a width of the values to its right, i.e., by a width of 1,...,(m-1) values. At block 48, the element containing the value shifted at block 46 is added to the designated register. Block 50 indicates that the process of blocks 46 and 48 is looped through until all elements that are to be packed in the register are added to the register. The logic ends at state 55. It is to be understood that original elements can be split into sub-elements that are processed in different registers as elements in and of themselves, and then recombined after processing. For example, if two complete data elements plus two sets of extra precision that might be required by the particular process do not fit into one register, then one complete element plus a partial element with two sets of extra precision can be processed through one register while the remainder sub-element can be processed through another register on the target processor. When all of the input data elements are known to be positive and are already packed with no guard bits, the packing process may be simpler and may consist of shift and mask operations that select every other element and leave the results in two registers with guard bits equal to the input precision of the data elements.

When the above conditions are met for all data elements that are to be processed in accordance with the present invention, a carry propagating left (in terms of the exemplary register 24 shown in Figure 3) without a previous borrow having occurred can never happen. This is desirable, because a carry propagating left without a previous borrow would otherwise indicate an element overflow into the neighboring element. Moreover, satisfying the maximum negative test

5

ensures that a borrow can only follow a borrow in underflow conditions, since it provides for the borrow required for the sign reversal from the element to the immediate right of the affected element. It follows that in any one processing cycle, at most one borrow has occurred from each element in the register, and the borrow is signified by the presence of a "1" bit in the adjacent (to the right) element's sign bit (the sign bit is an element's most significant bit).

Once the register set up process is complete, the input data stream can be processed by executing the logic shown in Figure 7, wherein the compiler generates the lower-level code for the logic shown therein. At block 56 the data elements are packed into the processor 12 registers according to the space allocations discussed above. Specifically, multiple multi-bit, signed data elements are packed into at least one register of the processor 12 at block 56. Then, in each processing cycle in each register holding multiple data elements, the data elements are simultaneously processed by identical operations, i.e., by the operation embodied by the program. One-cycle operations include addition/subtraction of two registers, addition/subtraction of immediate values, shift-left logical, positive or negative multiplication by a single value or by a variable of known precision, equality operations, AND operations with the sign bits, and OR operations of the sign bits. Also, arithmetic comparisons for the element in the highest order (left-most) bits of the register can be performed against predetermined numbers in a single cycle, with such comparisons for lower-order elements in a register requiring an extra cycle to copy them and shift them to the highest-order bits in another register or the same register if the highest-order bits can be discarded after comparison. Shift-right arithmetic, shift-right logical, some comparisons, and negation all require extra cycles, but can be accomplished for all elements in the multiple cycles. For elements in separate registers that are to be compared to each other, added to each other, or subtracted from each other, the

5

corresponding elements must be aligned, i.e., a first element in a first register that is to be compared or added to, or subtracted from, a second element in a second register must occupy the same register position in the first register as the second element occupies in the second register.

After the simultaneous operations, the logic flows to decision diamond 59, wherein it is determined whether elements must be split. Specifically, elements in a single register that are simultaneously operated on might need to be independent of each other as defined by the above-mentioned compiler directives or at the end of a parallel execution block. In the compiler-generated code, after the code to perform the simultaneous operations, if the elements need to be split, the compiler must insert the lower-level code for performing the split. This logic is reflected in decision diamond 59, which indicates that after instructions are generated that simultaneously operate on packed, independent elements in a single register, instructions are generated to separate them from each other in accordance with the logic of Figures 8 or 9 discussed below. In general, for independent elements the logic moves to block 62, wherein the processed data elements in a register are split apart and sent to separate registers or to storage. At block 64, any elements that were sub-elements of a large element are recombined with each other. From block 64, or from decision diamond 59 in the case wherein the packed elements in a register need not be independent of each other, the elements are sent on for storage, output, or further processing at block 66.

Figures 8-12 illustrate various preferred details of the present invention as implemented in the output of the compiler 11. Referring to Figure 8, a first logic flow for making elements in a register independent of each other can be seen. Commencing at block 68, after operating on the elements at block 58 in Figure 7, the sign bit of the right-most element (again in terms of the exemplary register 24 shown in Figure 3) is added to the least significant bit of the immediately adjacent

5

element to the left. Block 70 indicates that when more than two elements are contained in a register, the step at block 68 is undertaken recursively, effectively removing all borrows between elements.

Alternatively, the logic of Figure 9 can be invoked to make elements independent. Commencing at block 72 in Figure 9, when elements in a register must be made completely independent of each other after processing and the bit following the sign bit of an element is identical to the sign bit (meaning the sign bit can be sacrificed), a mask selecting all of the sign bits in a register is applied to a copy of the register and added back into the register at block 74. This clears all sign bits until a carry or borrow arrives, with the cleared sign bit position of an element capturing carries and borrows from its right-adjacent neighbor. By "mask sign bits" is meant performing a bitwise AND of the register with a pattern that has "1" in the sign bit position and "0" elsewhere. Masking and discarding of the leftmost element's sign bit can be undertaken or not, since the leftmost element has no other elements to its left with which to interact.

Then, the value in the left most (or previous sign bit) position of each element is discarded or ignored at block 76 before passing the element on. Although the above operation results in decreasing the precision per data element, it renders the elements independent of each other in fewer cycles than the recursive method shown in Figure 8, with the corrupted data in the sign bit positions being discarded. The discarding can be undertaken by an extra left shift as part of left justification in the register for comparison purposes or by a mask to selectively pick off each corrupted bit.

Now referring to Figure 10, the logic implemented in the compiler-generated lower-level code for determining whether a data element is contained around zero (for, e.g., JPEG quantization to zero) can be seen. At block 80 the packed lower boundaries of the range are subtracted from the register in one cycle. Moving to decision diamond 82, it is determined whether the sign bit of the

5

element under test (i.e., undergoing the comparison) can be sacrificed in accordance with principles discussed above. If so, the above-mentioned sign bit mask is added to mask the sign bits at block 84. Then, at block 88 the element under test is compared to the respective range in a single logical test. Since an extra unused bit of precision has been provided for the data elements, the sign bit remains present in the second-from-the-left position in each element. The process at block 88 from block 84 is looped on until all elements are compared.

In contrast, when the test at decision diamond 82 is negative, the sign bit is added into the neighboring element at block 86. Then, at block 88 the element under test is compared to the top boundary in a single logical test and the process at blocks 86 and 88 is looped on until all elements are compared.

In relation to the discussion of Figure 10, after the comparison at block 88, the elements should be masked to zero or shifted left one at a time, so that the comparison is always done for the left-most nonmasked element in the register against the boundary.

Figure 11 shows the logic implemented in the compiler-generated lower-level code for shift-right arithmetic. Commencing at block 92, the sign bits of each element are preserved in a separate register. Moving to block 94, the elements are made independent as disclosed above using Figures 8 and 9, and then at block 96 shift right arithmetic is undertaken by one position. Next, at block 97 the sign bit positions for the elements in a register are cleared in one cycle. At block 98, the sign bit for each element is OR'ed back into the register, with the steps at blocks 96 and 98 being repeated as indicated at block 99 until the shift is completed. If more operations are to be performed as determined at decision diamond 99, the packed format can be restored by subtracting the new sign bits one at a time from right to left, letting them ripple through the register. This is done, as

5

indicated in Figure 11, by adding the sign bits to themselves at block 99.2 and then OR'ing the sign bits back into the elements at block 99.3.

Figure 12 shows how to use an extra bit of precision to undertake arithmetic comparisons. Commencing at block 100, the present invention defines a value for a 4-bit element of xxxx0 to be the correct value, and a value of xxxx1 to indicate that the right-adjacent value's sign bit has been borrowed from the value. At block 102, the value is then compared with the extra bit of precision.

While the particular COMPILER FOR ENABLING MULTIPLE SIGNED INDEPENDENT DATA ELEMENTS PER REGISTER as herein shown and described in detail is fully capable of attaining the above-described objects of the invention, it is to be understood that it is the presently preferred embodiment of the present invention and is thus representative of the subject matter which is broadly contemplated by the present invention, that the scope of the present invention fully encompasses other embodiments which may become obvious to those skilled in the art, and that the scope of the present invention is accordingly to be limited by nothing other than the appended claims, in which reference to an element in the singular means "at least one". All structural and functional equivalents to the elements of the above-described preferred embodiment that are known or later come to be known to those of ordinary skill in the art are expressly incorporated herein by reference and are intended to be encompassed by the present claims. Moreover, it is not necessary for a device or method to address each and every problem sought to be solved by the present invention, for it to be encompassed by the present claims. Furthermore, no element, component, or method step in the present disclosure is intended to be dedicated to the public regardless of whether the element, component, or method step is explicitly recited in the claims. No claim element herein is to be

construed under the provisions of 35 U.S.C. §112, sixth paragraph, unless the element is expressly recited using the phrase "means for".

WE CLAIM:

CLAIMS

1	1.	A computer system, comprising:				
2		a compiler receiving higher-level code and outputting lower-level code to enable a				
3	proces	ssor to simultaneously process multiple multi-bit data elements in a single register, the				
4	logic	of the lower-level code including:				
5		establishing at least first and second signed, multi-bit data elements in at least a first				
6	register; and					
7		simultaneously processing the elements.				
րակ կայ կայ կայ այլ կայ	2.	The computer system of Claim 1, wherein the compiler accesses at least one of: a				
2	compiler dire	ective, a flag, or a configuration file, to decide when to make elements independent of				
	each other.					
ւմ գաղ ռայ ցաղ այլ 1	3. set and a sec	The computer system of Claim 1, wherein a first element is provided from a first data ond element is provided from a second data set different than the first.				
1	4.	The computer system of Claim 1, wherein the compiler allocates a respective output				
2	precision in a	a register for each data element to be processed in the register during a single cycle.				
1	5.	The computer system of Claim 1, wherein the compiler receives instructions not to				
2	compile a pr	edetermined portion of code received by the compiler				

1	6.	The computer system of Claim 1, wherein an output precision or an input precisi				
2	is defined by means of a compiler directive, or a configuration file, or a variable definition.					
3	7.	A computer program device comprising:				
4	a computer program storage device readable by a digital processing apparatus; and					
5	a compiler program on the program storage device and including instructions executable					
6 the digital processing apparatus for performing method acts for outputting lower-level co						
7	multi-bit, sign	ned data elements, the lower-level code comprising:				
1.3 1.3 1.11		computer readable code means for packing at least first and second data elements into				
9	a sing	le register; and				
The state of the s		computer readable code means for processing the elements simultaneously.				
	8.	The computer program device of Claim 7, further comprising:				
ւմ կան առուման կում կան կան կան կան կան հում հում հում հում հում հում հում հում		flag means indicating whether a precision should be checked in at least one cycle.				
1	9.	The computer program device of Claim 7, further comprising:				
2		compiler directive means for defining an input precision.				
3	10.	The computer program device of Claim 7, further comprising:				

24 BLD9-2000-0060-US2

	4	compiler directive means for defining multiple data sources of respective data elements
	5	to be packed into a common register and operated on by an algorithm simultaneously with
	6	each other.
	1	11. A method, comprising:
	2	defining at least one compiler directive, instructions, or configuration file for a
	3	compiler defining at least one of:
	4	an input precision for at least one data element; and
41 150	5	multiple data sources of respective data elements to be packed into a common register
The state of the s	6	and operated on by an algorithm simultaneously with each other.
ing gar	1	12. The method of Claim 11, wherein the compiler determines first and second precisions
But the state from the state of	2	to be allocated in a single register to hold respective first and second signed data elements, and the
	3	compiler generates a lower-level code from a higher level code to undertake method acts comprising:
	4	packing the elements into the register; and
117	5	operating on the elements.

The method of Claim 12, wherein the register sends plural data elements

25

simultaneously to at least one computational subsystem.

13.

BLD9-2000-0060-US2

1

- 1 14. The method of Claim 13, wherein the operation is a multiplication by a constant or 2 by a variable of known precision, or an addition, or a shift-left logical, or a subtraction, or a bitwise 3 AND, or a bitwise OR.
- 1 15. The method of Claim 14, wherein the elements are independent of each other as 2 defined by the compiler directive or configuration file.
 - 16. The method of Claim 15, wherein the first element is provided from a first data set and the second element is provided from a second data set different than the first.
 - 17. The method of Claim 12, wherein the first element is a first partial element having a related second partial element established in a second register, and the lower-level code causes the first and second partial elements to be combined after processing.
 - 18. The method of Claim 12, wherein the act of determining first and second precisions includes determining the precisions such that the maximum negative number that can be represented in an element is one larger than the maximum negative number that can be represented in the respective precision.
 - 19. The computer system of Claim 2, wherein the compiler generates instructions to pack multiple data elements from respective data sources into a common register to be operated on by an algorithm simultaneously with each other.

BLD9-2000-0060-US2 26

1

2

the same of the sa

3

3

4

1

2

2	20.	The computer system of Claim 19, wherein the first element is a first partial element
having a	a relat	ed second partial element established in a second register, and the lower-level code
output b	y the	compiler causes the first and second partial elements to be combined after processing

5

- 21. The method of Claim 11, wherein the compiler directive, instructions, or configuration file embodies instructions to compile predetermined portions of code received by the compiler to be executed simultaneously on packed data.
 - 22. The computer program device of Claim 7, further comprising: means for indicating whether a precision should be checked;

means responsive to the means for indicating for checking that the packed elements do not overflow or underflow or achieve a maximum magnitude negative number representable in the precision; and

means for, when packed elements overflow or underflow or achieve a maximum magnitude negative number representable in the precision in a cycle, undertaking wrap or saturation in the elements to prevent corruption of other data elements in a register, or signalling an error to be handled by an error-handling routine in the program.

23. The computer system of Claim 4, wherein the compiler determines the output precision based at least in part on an input precision.

- 1 24. The computer system of Claim 4, wherein the compiler receives, as input, the output 2 precision.
- 1 25. The computer system of Claim 23, wherein the compiler adds a bit of precision if the 2 maximum magnitude negative number that is required for the data during processing is the maximum 3 magnitude negative number that can be represented in the respective precision.
 - 26. The computer system of Claim 23, wherein the compiler adds at least one bit of precision based at least in part on an operation on a data element.
 - 27. The computer program device of Claim 7, further comprising means for adding a bit of precision if the maximum magnitude negative number that is required for the data during processing is the maximum magnitude negative number that can be represented in the respective precision.
 - 28. The computer program device of Claim 7, further comprising means for adding at least one bit of precision based at least partially on an operation on a data element.
- 1 29. The method of Claim 11, further comprising defining instructions not to compile a predetermined portion of code received by the compiler.

BLD9-2000-0060-US2 28

1


2


COMPILER FOR ENABLING MULTIPLE SIGNED INDEPENDENT DATA ELEMENTS PER REGISTER


ABSTRACT OF THE DISCLOSURE

A compiler for data processing outputs lower-level code for packing multiple signed data elements per register into a processor's registers using the rules set forth herein, and when executed, the code simultaneously operates on the elements in a register in a single cycle using the same operand. The elements can be independent of each other as defined by compiler directives, and the sizes of the elements in a register can differ from each other. Moreover, a relatively large element can be split across multiple registers. In an exemplary application, a data stream representing two images can be simultaneously processed using the same number of registers as have been required to process a single image. Or, a single image can be processed approaching N- times faster, where N is the number of elements per register. In any case, the present invention results in a significant increase in processing efficiency.


10 14 Image Data Gringer printer
apparatus (e.y., Postscript) Server Mβ MP from single data set Fig. 1- system (e-g., JPEG) Fig. 2-system l g Image Pata From 1st data set Comple Printer Printer apparatus up 1 image Data Out 1 20 Printer Printer pl apparatus 16A Printer RA Packed image du apparatus MA Fy. 24 16A










then then seem that the time is the tark that then the time is then the tark that














Fig. 12- logic for arithmetic compares:



F15.11



DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

illuminimum manadinamenta mana

My residence, post office address and citizenship are as stated below next to my name.

Randall J. Bluestone

(#40,518)

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) at the subject matter which is claimed and for which a patent is sought on the invention entitled

COMPILER FOR ENABLING MULTIPLE SIGNED INDEPENDENT DATA ELEMENTS PER REGISTER

the specification of which is attached	hereto unless the following	box is checked:	
was filed on			
as United States Application Number	or PCT International Application	Number	
and was amended on		(if applicable).	
I hereby state that I have reviewed and und	erstand the contents of the abo	ve identified specification, including t	ne claims, as amended by any amendment referred to above.
l acknowledge the duty to disclose informati	on which is material to patenta	bility as defined in 37 CFR §1.56.	
	least one country other than th	ie United States, listed below and ha	t or inventor's certificate, or \$365(a) of any PCT we also identified below, by checking the box, any foreign the application on which priority is claimed.
Prior Foreign Application(s):			Priority Not Claimed
(Number)	(Country)		(Day/Month/Year Filed)
I hereby claim the benefit under 35 USC §1	19(e) of any United States prov	isional application(s) listed below:	
Provisional Application(s):			
	(Application Number)	(Filing Dat	(e)
and, insofar as the subject matter of each o	f the claims of this application knowledgethe duty to disclose	is not disclosed in the prior United St information which is material to pate	ational application designating the United States, listed below ates or PCT International application in the manner provided entability as defined in 37 CFR \$1.56 which became available n.
09/675,779	Septembe	r 29, 2000	Pending
(Application Number) (Filing Date)			(Status)
Power of Attorney:			
I hereby appoint the following attorney(s) an	d/or agent(s) to prosecute this a	pplication and to transact all busines:	s in the Patent and Trademark Office connected therewith:
Esther E. Klein	(#34,337)	Douglas R. Millett	(#31,784)
Paik Saber	(#37,494)	Christopher A. Hughes	
John E. Hoel	(#26,279)	Robert B. Martin	(#26,945)
William D. Gill	(#44,124)	Abdy Raissinia	(#38,686)
Edward A. Pennington	(#32,588)	Joseph C. Redmond, Jr.	(#18,753)

John L. Rogitz

(#33,549)

Ľ.

Page 2 of 2

Docket No. BLD9-2000-0060-US2

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

AND THE CONTROL OF T Address all telephone calls to: Address all correspondence to:

John L. Rogitz

(619) 338-8075

John L. Rogitz Rogitz & Associates

750 B Street, Suite 3120 San Diego, California 92101

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and ballet are believed to be true; and turther that these statements were made with the knowledge that willful false statements and the like so made are punishable by line or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful talse statements may isopardize the validity of the application or any palent issued thereon,

NATURAN KANDAN KANDA

MANTANIAN DI PARTANIAN DI PARTANIANI DI PARTANIAN DI PARTANIAN DI PARTANIAN DI PARTANIAN DI PART

IENNIECO O TOTICOMO Full name of first inventor: inventor's signature: Residence: 1285 Imparial Lane, Superior, Colorado 80027 Citizenship: United States Post Office Address: 368 S. McCaslin Blvd., PMB 124, Louisville, CD 80027 Full name of second inventor: MICHAEL THOMAS ABADY Date Oct. 20, 2000 inventor's signature: Residence: 1100 E. 17th Avenue, #J201, Longmont, Colorado, 80501 Citizenship. United States Post Office Address: Same TO DEPOSITE DE LA CONTRACTION DEL CONTRACTION DE LA CONTRACTION DE Full name of third inventor: JOAN LAVERNE MITCHELL inventor's signatura: Residence: 2400 17th Avenue, Unit 103D, Longmont, Colorado 80503 Citizenship: United States

Post Office Address: Seme